## Triple Differential Twisted-Pair Driver with Common-Mode Sync Encoding

The EL4543 is a high bandwidth triple differential amplifier with integrated encoding of video sync signals. The inputs are suitable for handling high speed video or other communications signals in either single-ended or differential form, and the common-mode input range extends all the way to the negative rail enabling ground-referenced signalling in single supply applications. The high bandwidth enables differential signalling onto standard twisted-pair or coax with very low harmonic distortion, while internal feedback ensures balanced gain and phase at the outputs reducing radiated EMI and harmonics.

Embedded logic encodes standard video horizontal and vertical sync signals onto the common mode of the twisted pair(s), transmitting this additional information without the requirement for additional buffers or transmission lines. The EL4543 enables significant system cost savings when compared with discrete line driver alternatives.

The EL4543 is available in a 24 Ld QSOP package and is specified for operation over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

TABLE 1. SYNC SIGNAL ENCODING

| $\mathbf{H}$ | $\mathbf{V}$ | MODE A <br> (RED) | COMMON <br> MODE B <br> (GREEN) | COMMON <br> MODE C <br> (BLUE) |
| :---: | :---: | :---: | :---: | :---: |
| Low | High | 3.0 | 2.0 | 2.5 |
| Low | Low | 2.5 | 3.0 | 2.0 |
| High | Low | 2.0 | 3.0 | 2.5 |
| High | High | 2.5 | 2.0 | 3.0 |

TABLE 2. INPUT LOGIC THRESHOLD (+5V SUPPLY)

| $\mathrm{V}_{\mathrm{LO}}, \max$ | 0.8 V |
| :---: | :---: |
| $\mathrm{~V}_{\mathrm{HI}}, \min$ | 2 V |

## Features

- Fully differential inputs, outputs, and feedback
- 350MHz -3dB bandwidth
- $1200 \mathrm{~V} / \mu \mathrm{s}$ slew rate
- -75dB distortion at 5 MHz
- Single 5V to 12 V operation
- 50 mA minimum output current
- Low power - 36 mA total typical supply current
- Pb-free plus anneal available (RoHS compliant)


## Applications

- Twisted-pair drivers
- Differential line drivers
- VGA over twisted-pair
- Transmission of analog signals in a noisy environment


## Ordering Information

| PART NUMBER | PART MARKING | TAPE \& REEL | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: |
| EL4543IU | EL4543IU | - | 24 Ld QSOP | MDP0040 |
| EL4543IU-T7 | EL4543IU | 7" | 24 Ld QSOP | MDP0040 |
| EL4543IU-T13 | EL4543IU | $13 "$ | 24 Ld QSOP | MDP0040 |
| EL4543IUZ (See Note) | EL4543IUZ | - | 24 Ld QSOP (Pb-free) | MDP0040 |
| EL4543IUZ-T7 (See Note) | EL4543IUZ | 7" | 24 Ld QSOP <br> (Pb-free) | MDP0040 |
| $\begin{aligned} & \text { EL4543IUZ-T13 } \\ & \text { (See Note) } \end{aligned}$ | EL4543IUZ | 13" | 24 Ld QSOP <br> (Pb-free) | MDP0040 |
| EL4543IL | 4543IL | - | 20 Ld 4x4 QFN* | MDP0046 |
| EL4543IL-T7 | 4543IL | 7" | 20 Ld 4x4 QFN* | MDP0046 |
| EL4543IL-T13 | 4543IL | 13" | 20 Ld 4x4 QFN* | MDP0046 |
| EL4543ILZ (See Note) | 4543ILZ | - | 20 Ld $4 \times 4$ QFN* <br> (Pb-free) | MDP0046 |
| EL4543ILZ-T7 (See Note) | 4543ILZ | 7" | 20 Ld $4 \times 4$ QFN* <br> (Pb-free) | MDP0046 |
| EL4543ILZ-T13 (See Note) | 4543ILZ | 13" | $\begin{array}{\|l} 20 \text { Ld 4x4 QFN* } \\ \text { (Pb-free) } \end{array}$ | MDP0046 |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
*20 Ld 4x4 QFN, exposed pad $2.7 \times 2.7 \mathrm{~mm}$

## Pinouts



```
Absolute Maximum Ratings \(\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)\)
```

Supply Voltage ( $\mathrm{V}_{\mathrm{S}^{+}}$\& $\mathrm{V}_{\mathrm{S}^{-}}$) . . . . . . . . . . . . . . . . . . . . . . . . . . . . +12 V
Maximum Output Continuous Current . . . . . . . . . . . . . . . . . . $\pm 70 \mathrm{~mA}$
Storage Temperature Range . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . $+135^{\circ} \mathrm{C}$

Ambient Operating Temperature . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $\mathrm{V}_{\mathrm{IN}^{+}}, \mathrm{V}_{\text {INB }} \ldots . . . . . . . . . . . . \mathrm{V}_{\mathrm{S}^{-}}+0.8 \mathrm{~V}(\mathrm{~min})$ to $\mathrm{V}_{\mathrm{S}^{+}}-0.8 \mathrm{~V}$ (max)


CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $\quad \mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC PERFORMANCE |  |  |  |  |  |  |
| BW (-3dB) | -3dB Bandwidth | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |  | 350 |  | MHz |
| SR | Differential Slew Rate | $\mathrm{R}_{\mathrm{L}}=200 \Omega$ | 600 | 1000 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| TSTL | Settling Time to 0.1\% |  |  | 13.6 |  | ns |
| GBW | Gain Bandwidth Product |  |  | 700 |  | MHz |
| HD2 | 2nd Harmonic Distortion | $\mathrm{f}=20 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=200 \Omega$ |  | -70 |  | dBc |
| HD3 | 3rd Harmonic Distortion | $\mathrm{f}=20 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=200 \Omega$ |  | -70 |  | dBc |
| dP | Differential Phase @ 3.58MHz |  |  | 0.01 |  | - |
| dG | Differential Gain @ 3.58MHz |  |  | 0.01 |  | \% |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OS}}$ | Input Referred Offset Voltage |  | -10 | 2 | 10 | mV |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Bias Current ( $\mathrm{V}_{\text {IN }}{ }^{+}, \mathrm{V}_{\text {IN }}+$ ) |  | -30 | -15 | -10 | $\mu \mathrm{A}$ |
| $\mathrm{Z}_{\text {IN }}$ | Differential Input Impedance |  |  | 180 |  | $k \Omega$ |
| $\mathrm{Cl}_{\text {IN }}$ | Input Capacitance | Capacitance between any single input pin and the power supplies |  | 4 |  | pF |
| $\mathrm{V}_{\text {DIFF }}$ | Differential Input Range |  |  | $\pm 0.75$ |  | V |
| $\mathrm{V}_{\text {CM }}$ | Input Common Mode Voltage Range | $\mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}$ <br> See Figure 7 for higher supply voltages. | 0 |  | 2.3 | V |
| $\mathrm{V}_{\mathrm{N}}$ | Input Referred Voltage Noise |  |  | 27 |  | $\mathrm{n} V / \sqrt{ } \mathrm{Hz}$ |
| CMRR | Input Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=0$ to 2 V | 60 | 80 |  | dB |
| $\overline{\mathrm{EN}}$ | Threshold |  |  | 1.4 |  | V |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| IOUT | Output Peak Current |  | 40 | 60 |  | mA |
| COUT | Output Capacitance (Disabled) | Capacitance between any single output pin and the power supplies when disabled |  | 12 |  | pF |
| DC PERFORMANCE |  |  |  |  |  |  |
| $A_{V}$ | Voltage Gain | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ | 1.82 | 1.96 | 2.05 | V/V |
| SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| V ${ }_{\text {SUPPLY }}$ | Supply Operating Range | $\mathrm{V}_{\mathrm{S}^{+}}$to $\mathrm{V}_{\mathrm{S}^{-}}$ | 5 |  | 12 | V |
| Is | Power Supply Current (per Channel) |  | 12.3 | 14.5 | 16.2 | mA |
| PSRR | Power Supply Rejection Ratio |  | 70 | 80 |  | dB |

Pin Descriptions

| PIN NUMBER | PIN NAME | PIN DESCRIPTION | EQUIVALENT CIRCUIT |
| :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{EN}}$ | Disables video inputs and outputs |  <br> CIRCUIT 1 |
| 2 | VINA+ | Non-inventing input |  |
| 3 | VINA- | Inverting input |  |
| $4,7,10,13,16,19,22$ | NC | Not connected |  |
| 5 | VSYNC | Vertical sync logic input |  <br> CIRCUIT 2 |
| 6 | HSYNC | Horizontal sync logic input | Reference Circuit 2 |
| 8 | VINB+ | Non-inverting input |  |
| 9 | VINB- | Inverting input |  |
| 11 | VINC+ | Non-inverting input |  |
| 12 | VINC- | Inverting input |  |
| 14 | VOUTC- | Inverting output |  |
| 15 | VOUTC+ | Non-inverting output |  |
| 17 | VOUTB- | Inverting output |  |
| 18 | VOUTB+ | Non-inverting output |  |
| 20 | VS- | Negative supply |  |
| 21 | VS+ | Positive supply |  |
| 23 | VOUTA- | Non-inverting output |  |
| 24 | VOUTA+ | Inverting output |  |

## Typical Performance Curves



FIGURE 1. COMMON MODE OUTPUT


FIGURE 3. DIFFERENTIAL FREQUENCY RESPONSE FOR VARIOUS RL - DIFF


FIGURE 5. DIFFERENTIAL FREQUENCY RESPONSE FOR VARIOUS $\mathrm{C}_{\mathrm{L}}$ - DIFF


FIGURE 2. BALANCE ERROR


FIGURE 4. DIFFFERENTIAL FREQUENCY RESPONSE FOR VARIOUS $C_{L}$ - DIFF


FIGURE 6. CMRR

## Typical Performance Curves (Continued)



FIGURE 7. COMMON MODE INPUT RANGE vs SUPPLY VOLTAGE


FIGURE 9. PSRR vs FREQUENCY


FIGURE 11. ENABLE DISABLE vs SUPPLY VOLTAGE


FIGURE 8. $H_{\text {SYNC }} \& V_{\text {SYNC }}$ THRESHOLD vs SUPPLY VOLTAGE


FIGURE 10. ISUPPLY vs VSUPPLY


FIGURE 12. ENABLE RESPONSE

## Typical Performance Curves (Continued)



FIGURE 13. DISABLE RESPONSE


TIME (20ns/DIV)

FIGURE 15. DIFFERENTIAL LARGE SIGNAL TRANSIENT RESPONSE


FIGURE 17. COMMON MODE DC LEVEL vs SUPPLY VOLTAGE


TIME (20ns/DIV)

FIGURE 14. DIFFERENTIAL SMALL SIGNAL TRANSIENT RESPONSE


FIGURE 16. COMMON MODE DC LEVEL vs SUPPLY VOLTAGE


FIGURE 18. COMMON MODE DC LEVEL vs SUPPLY VOLTAGE

Typical Performance Curves (Continued)


FIGURE 19. COMMON MODE DC LEVEL vs SUPPLY VOLTAGE


FIGURE 21. OUTPUT IMPEDANCE [DISABLED]


FIGURE 23. INPUT VOLTAGE AND CURRENT NOISE


FIGURE 20. OUTPUT IMPEDANCE


FIGURE 22. CHANNEL ISOLATION vs FREQUENCY


FIGURE 24. FREQUENCY RESPONSE vs OUTPUT AMPLITUDE

Typical Performance Curves (Continued)


FIGURE 25. GAIN vs FREQUENCY-2 CHANNELS


FIGURE 27. GAIN vs FREQUENCY - 2 CHANNELS


FIGURE 29. PHASE vs FREQUENCY-2 CHANNELS


FIGURE 26. GAIN vs FREQUENCY - 2 CHANNELS


FIGURE 28. PHASE vs FREQUENCY - 2 CHANNELS


FIGURE 30. PHASE vs FREQUENCY - 2 CHANNELS

## Typical Performance Curves (Continued)



FIGURE 31. HARMONIC DISTORTION


FIGURE 33. HARMONIC DISTORTION


FIGURE 35. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


FIGURE 32. HARMONIC DISTORTION


FIGURE 34. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


FIGURE 36. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Typical Performance Curves (Continued)



FIGURE 37. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Operational Description and Application Information

## Introduction

The EL4543 is designed to differentially drive composite RGB video signals onto twisted pair lines, while simultaneously encoding horizontal and vertical sync signals as common mode output. The entire video signal plus sync can therefore be transmitted on 3 twisted pairs of wire. When utilizing CAT-5 cable, the 4th available twisted pair can be used for transmission of audio, data or control information. The distribution of composite video over standard CAT-5 cable enables enormous cost and labor savings compared with traditional coaxial cable, when considering both the relative low price and ease of pulling CAT-5 cable.

## Functional Description

The EL4543 provides three fully differential high-speed amplifiers, suitable for driving high-resolution composite video signals onto twisted pair or standard coaxial cable. The input common-mode range extends to the negative rail, allowing simple ground-referenced input termination to be used with a single supply. The amplifiers provide a fixed gain of +2 to compensate for standard video cable termination schemes. Horizontal and Vertical sync signals ( $\mathrm{H}_{\text {SYNC }}$ and $V_{\text {SYNC }}$ ) are passed to an internal Logic Encoding Block to encode the sync information as three discrete signals of different voltage levels. Generally, in differential amplifiers an external $V_{R E F}$ pin is used to control the common mode level of the differential output; in the case of the EL4543 the $V_{\text {REF }}$ of each of the three internal amplifier channels receives a signal from the Logic Encoding Block with encoded HSYNC and $\mathrm{V}_{\mathrm{SYNC}}$ information. The final output consists of three fully differential video signals, with sync encoded on the common mode of each of the three RGB differential signals. $H_{S Y N C}$ and $V_{\text {SYNC }}$ can easily be separated from the
differential output signals, decoded and transmitted along with the RGB video signals to the video monitor.


FIGURE 38. BLOCK DIAGRAM EL4543

## Sync Transmission

The EL4543 encodes $H_{\text {SYNC }}$ and $\mathrm{V}_{\text {SYNC }}$ signals on the common mode output of the differential video signals; Red, Green and Blue respectively. Data Sheet Figures 16, 17 and 18 clearly illustrate that the sum of the common mode voltages results in a fixed average DC level with no AC content and illustrates the logic levels. This eliminates EMI radiation into any common mode signal along the twisted pairs of CAT 5 cable.

## Extract Common Mode Sync and Decode H SYNC and $V_{\text {SYNC }}$

$H_{S Y N C}$ and $V_{\text {SYNC }}$ can be regenerated from the Common Mode sync output voltages. The relationships between $H_{\text {SYNC }}, V_{\text {SYNC }}$ and the 3 common mode levels are given by Table 1. The common mode levels are easily separated from the differential outputs of the EL4543 using this simple resistor network at the cable receiver input of each differential channel; see Figure 39.

## Twisted Pair Termination

The schematic in Figure 39 illustrates a termination scheme for $50 \Omega$ series termination and a $100 \Omega$ twisted pair cable. Note RCM is the common mode termination to allow measurement of $\mathrm{V}_{\mathrm{CM}}$ and should not be too small since it loads the EL4543; a little over a $100 \Omega$ is recommended for RCM.

## TYPICAL EL4543 TERMINATION DRIVER



FIGURE 39. TWISTED PAIR TERMINATION EL4543

## Video Transmission

The EL4543 is a twisted pair differential line driver directed at the transmission of Video Signals through cables up to 100 feet; however, as signal losses increase with transmission line length the EL4543 will need additional support to equalize video signals along longer twisted pair transmission lines. A full solution to accomplish this is the SXGA Video Transmission System presented in the EL4543 Data Sheet. Note the inclusion of the EL9110 for signal equalization of up to 1000 ft of CAT-5 cable and common mode extraction; see Data Sheet for additional information on the EL9110.

## Long Distance Video Transmission

The SXGA Video Transmission System makes it possible to transmit Red, Green and Blue (RGB) video plus sync up to 1000 feet through CAT-5 cable. The input to the SXGA Video Transmission System is the output of a video source transmitting RGB video signals plus sync. The signals are received initially by the EL4543; which converts the single ended input RGB signals to three fully differential waveforms with sync encoded on the discrete common modes of each color channel and then drives the signals through a length of CAT-5 cable. The signal is received by the EL9110, which can provide 6-pole equalization for both high and low frequency signal transmission line losses. Then the EL9110 converts the differential RGB video signals back into single ended format while extracting the common mode component for decoding. The single ended RGB signal is taken directly from the output of the El9110 and is ready for the output device. The Common Mode Decoder Circuit receives the
common mode signals directly from each of the three EL9110's common mode output pin, decodes and transmits $H_{S Y N C}$ and $V_{S Y N C}$ to the output device.

## Sync Transmission

The EL4543 encodes $H_{S Y N C}$ and $V_{\text {SYNC }}$ signals onto the common mode output of the differential video signals; Red, Green and Blue respectively. Data Sheet Figure 8 clearly illustrates that the sum of the common mode voltages results in a fixed DC level with no AC content; thus eliminating EMI interference.

## Output Drive Protection

The EL4543 has internal short circuit protection set typically at 60 mA . if the output is shorted for extended periods of time the increased power dissipation will eventually destroy the part. To realize maximum reliability the output current should never exceed 60 mA . The $50 \Omega$ series back load matching resistor provides additional protection.

## Supply Voltage

While the EL4543 can be operated on $\pm 5 \mathrm{~V}$ split rails, single supply 0 V to 5 V is the most common usage. It is very important to note that the input logic thresholds are relative to the negative supply pin, and therefore single supply, ground referenced logic will not work when driving the EL4543 on split rails. The amplifiers have an input common mode range from 0 V to 2.3 V with a 0 V to 5 V supply, increasing with supply voltage (see Figure 7). The common mode output DC level range is a linear function of the power supply (see Figures 16, 17, 18, and 19). The common mode input switching threshold as well as the Enable/Disable input is a linear function of the supply voltage (see Figures 8 and 11).

## Disable and Power Down

The EL4543 provides an enable disable function which powers down, logic input high, in 900ns and powers up, logic input low, in 212 ns. Disabled the amplifiers supply current is reduced to 1.8 mA (Positive Supply) and 0 mA (Negative Supply). Note that Enable/Disable threshold is a linear function of the supply voltage levels. The Enable/Disable threshold voltage level is compatible with standard TTL/CMOS and referenced to the lowest supply potential.

## Proper Layout Technique

A critical concern with any PCB layout is the establishment of a "healthy" ground plane. It is imperative to provide ground planes terminated close to inputs to minimize input capacitance. Additionally, the ground plane can be selectively removed from inputs to prevent load and supply currents from flowing near the input nodes.

In general the following guidelines apply to all PCB layout:

- Keep all traces as short as possible.
- Keep power supply bypass components as close to the chip as possible - extremely close.
- Create a healthy ground with low impedance and continuous ground pathways available to all grounded components board-wide.
- In high frequency applications on multi-level boards try to keep one level of board with continuous ground plane and minimum via cutouts - providing it is affordable.
- Provide extremely short loops from power pin to ground.
- If it is affordable, a ferrite bead is always of benefit to isolate device from Power Supply noise and the rest of the circuit from the noise of the device.


## Power Dissipation Calculation

When switching at high speeds, or driving heavy loads, the EL4543 drive capability is ultimately limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below TJMAX $\left(125^{\circ} \mathrm{C}\right)$. It is necessary to calculate the power dissipation for a given application prior to selecting package type. Power dissipation may be calculated:

$$
\mathrm{PD}=3 \times\left(\mathrm{V}_{\mathrm{S}} \times \mathrm{I}_{\mathrm{SMAX}}+\mathrm{V}_{\mathrm{S}} \times \frac{\Delta \mathrm{V}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{LD}}}\right)
$$

where:

- $\mathrm{V}_{\mathrm{S}}$ is the total power supply to the EL 4543 (from $\mathrm{V}_{\mathrm{S}^{+}}$to $\mathrm{V}_{\mathrm{S}^{-}}$)
- ISMAX $=$ Maximum quiescent supply current per channel
- $\Delta \mathrm{V}_{\mathrm{O}}=$ Maximum differential output voltage of the application
- $\mathrm{R}_{\mathrm{LD}}=$ Differential load resistance
- ILOAD = Load current

Having obtained the application's power dissipation, the maximum junction temperature can be calculated:
$T_{J M A X}=T_{M A X}+\Theta_{J A} \times P D$
where:

- $\mathrm{T}_{\text {JMAX }}$ is the maximum junction temperature $\left(125^{\circ} \mathrm{C}\right)$
- $T_{M A X}$ is the maximum ambient operating temperature
- PD is the power dissipation calculated above
- $\theta_{\mathrm{JA}}$ is the thermal resistance, junction to ambient, of the application (package + PCB combination). Refer to the Package Power Dissipation curves.


## Application Circuit

## Video Transmission Along CAT-5 Cable

VGA input RGB plus sync is connected with $75 \Omega$ termination to the inputs of the EL4543. Single-ended RGB video is converted to differential mode signals with $\mathrm{H}_{\text {SYNC }}$ and $\mathrm{V}_{\text {SYNC }}$ encoded on the common-mode of the three differential signals, respectively. The $50 \Omega$ output-terminated EL4543 drives the differential RGB with sync encoded common-mode to CAT-5 twisted pair cables. Note this system, without signal frequency equalization, will satisfactorily transmit along up to 200ft of CAT-5 twisted-pair. For longer cable lengths, frequency and gain equalization to compensate for signal degradation is recommended (EL9110) and a delay line technology (EL9115) to adjust for phase mismatch between signals at the receiving end.

## EL4543 and EL9110 Sync Extraction



## EL4543/EL5375/EL8201 CAT-5 RGB + Sync Video Transmission System

Introducing a low cost turn-key system for transmitting component video over short to moderate CAT-5 cable lengths ( 1 to 500 feet) with selectable cable loss and skew compensation. Using only 3 of the 4 pairs in standard CAT-5 the $4^{\text {th }}$ pair is available for audio, function control or data transmission; an additional benefit.

RGB video plus sync (5 channels) is received at the VGA terminal and presented single ended to the EL4543. The EL4543 converts single ended RGB into fully differential signals on three twisted pairs. Sync is encoded on the three RGB differential signals as differential common mode and then drives the differential signals with encoded sync through CAT-5 cable. The common mode of the signals is extracted from the differential signals with a passive network of resistors and passed to the EL8201 for sync decoding. The differential signal is passed directly to the EL5375 where it is amplified, converted back into single ended format. Signal attenuation occurs in all transmission lines as a function of increasing cable length; this application system utilizes individual channel 2-pole compensation for cable lengths of 150, 300 and 500 feet. Additionally, the
compensation network can be manipulated to provide some measure of cable prop delay skew compensation for slight differences in cable lengths between CAT-5 pairs. Cable skew can best be done around the 300 ft range by under compensating the shortest color pair (color on the left side of a vertical line) and over compensate the longest color pair (color on the right side of a vertical line). Around 450ft only the shortest color pair can be under compensated.

The board for the driver and receiver should use strip lines or strip line waveguides for the inputs and outputs of the drivers and receivers. The $75 \Omega$ input and output strip lines waveguide on 0.06 inch epoxy board with ground back plain should be 0.016 inch wide with 0.01 inch space to ground area around them. The diff pair strip line waveguides should be two 0.045 inch $50 \Omega$ lines spaced 0.01 inch apart and spaced 0.01 inch to ground area around them. This is a general guide and size values may very for many reasons.

The receiver feedback and gain resistor network which goes directly to the minus input should be connected very close with minimal trace length and minimal capacitance to ground. The ground plane on the backside of the board, in back of these resistors and the minus input pin should be removed as well.


## QFN (Quad Flat No-Lead) Package Family



TOP VIEW


BOTTOM VIEW


MDP0046
QFN (QUAD FLAT NO-LEAD) PACKAGE FAMILY
(COMPLIANT TO JEDEC MO-220)

| SYMBOL | QFN44 | QFN38 | QFN32 |  | TOLERANCE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.90 | 0.90 | 0.90 | 0.90 | $\pm 0.10$ | - |
| A1 | 0.02 | 0.02 | 0.02 | 0.02 | $+0.03 /-0.02$ | - |
| b | 0.25 | 0.25 | 0.23 | 0.22 | $\pm 0.02$ | - |
| c | 0.20 | 0.20 | 0.20 | 0.20 | Reference | - |
| D | 7.00 | 5.00 | 8.00 | 5.00 | Basic | - |
| D2 | 5.10 | 3.80 | 5.80 | $3.60 / 2.48$ | Reference | 8 |
| E | 7.00 | 7.00 | 8.00 | 6.00 | Basic | - |
| E2 | 5.10 | 5.80 | 5.80 | $4.60 / 3.40$ | Reference | 8 |
| e | 0.50 | 0.50 | 0.80 | 0.50 | Basic | - |
| L | 0.55 | 0.40 | 0.53 | 0.50 | $\pm 0.05$ | - |
| N | 44 | 38 | 32 | 32 | Reference | 4 |
| ND | 11 | 7 | 8 | 7 | Reference | 6 |
| NE | 11 | 12 | 8 | 9 | Reference | 5 |


| SYMBOL | QFN28 | QFN24 | QFN20 |  | QFN16 | TOLER- <br> ANCE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.90 | 0.90 | 0.90 | 0.90 | 0.90 | $\pm 0.10$ | - |
| A1 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | $+0.03 /$ <br> -0.02 | - |
| b | 0.25 | 0.25 | 0.30 | 0.25 | 0.33 | $\pm 0.02$ | - |
| c | 0.20 | 0.20 | 0.20 | 0.20 | 0.20 | Reference | - |
| D | 4.00 | 4.00 | 5.00 | 4.00 | 4.00 | Basic | - |
| D2 | 2.65 | 2.80 | 3.70 | 2.70 | 2.40 | Reference | - |
| E | 5.00 | 5.00 | 5.00 | 4.00 | 4.00 | Basic | - |
| E2 | 3.65 | 3.80 | 3.70 | 2.70 | 2.40 | Reference | - |
| e | 0.50 | 0.50 | 0.65 | 0.50 | 0.65 | Basic | - |
| L | 0.40 | 0.40 | 0.40 | 0.40 | 0.60 | $\pm 0.05$ | - |
| N | 28 | 24 | 20 | 20 | 16 | Reference | 4 |
| ND | 6 | 5 | 5 | 5 | 4 | Reference | 6 |
| NE | 8 | 7 | 5 | 5 | 4 | Reference | 5 |

Rev 10 12/04
NOTES:

1. Dimensioning and tolerancing per ASME Y14.5M-1994.
2. Tiebar view shown is a non-functional feature.
3. Bottom-side pin \#1 I.D. is a diepad chamfer as shown.
4. N is the total number of terminals on the device.
5. NE is the number of terminals on the " $E$ " side of the package (or Y-direction).
6. ND is the number of terminals on the " $D$ " side of the package (or X-direction). ND = (N/2)-NE.
7. Inward end of terminal may be square or circular in shape with radius (b/2) as shown.
8. If two values are listed, multiple exposed pad options are available. Refer to device-specific datasheet.

## Quarter Size Outline Plastic Packages Family (QSOP)



MDP0040
QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY

| SYMBOL | QSOP16 | QSOP24 | QSOP28 | TOLERANCE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.068 | 0.068 | 0.068 | Max. | - |
| A1 | 0.006 | 0.006 | 0.006 | $\pm 0.002$ | - |
| A2 | 0.056 | 0.056 | 0.056 | $\pm 0.004$ | - |
| b | 0.010 | 0.010 | 0.010 | $\pm 0.002$ | - |
| c | 0.008 | 0.008 | 0.008 | $\pm 0.001$ | - |
| D | 0.193 | 0.341 | 0.390 | $\pm 0.004$ | 1,3 |
| E | 0.236 | 0.236 | 0.236 | $\pm 0.008$ | - |
| E1 | 0.154 | 0.154 | 0.154 | $\pm 0.004$ | 2,3 |
| e | 0.025 | 0.025 | 0.025 | Basic | - |
| L | 0.025 | 0.025 | 0.025 | $\pm 0.009$ | - |
| L1 | 0.041 | 0.041 | 0.041 | Basic | - |
| N | 16 | 24 | 28 | Reference | - |

Rev. E 3/01
NOTES:

1. Plastic or metal protrusions of 0.006 " maximum per side are not included.
2. Plastic interlead protrusions of 0.010 " maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

